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Consumer electronic products which combine display design, 1-4 memory circuits, [5] [6] [7] [8] [9] and IC circuits have become considerably more popular in the past few years. To achieve high speed, low gate leakage current, and power consumption, the continuous scaling down of metal oxide semiconductor field electrical field transistors (MOSFETs) is driving toward using high-k dielectric. [10] [11] [12] [13] [14] However, charge trapping in high-k gate stacks remains a key reliability issue, since it causes threshold voltage (V TH ) shift and drive current degradation [15] [16] [17] [18] due to the filling of pre-existing high-k bulk defects. [19] [20] [21] Additionally, the issue of charge trapping effect has been found to have a great impact on hot carrier degradation (HCD), since hot carriers tend to be injected into the high-k layer, especially in short channel devices. 22, 23 In long channel devices, maximum impact ionization (I.I.) condition-induced interface state generation is mainly located at the drain side and dominated the HCD. On the contrary, electron trapping dominates the HCD for short channel devices, and some studies believe that this electron trapping is due to avalanche hot electron (AHE) injection by I.I. 22, 24 However, we use a short channel device which has a body current (IB) peak demonstrated that electron trapping was dominated by channel hot electron (CHE) injection rather than AHE injection at the high vertical field stress condition of gate voltage (V G ) ¼ drain voltage (V D ) . Furthermore, a model of electron-electron scattering (EES)-induced CHE injection is proposed to illustrate the charge trapping-dominant mechanism in nanoscale n-channel MOSFETs (n-MOSFETs) with high-k/metal gate stacks. In addition, positive bias stress (PBS) was used in this work to eliminate cold carrier injection from the channel region.
TiN/HfO 2 n-MOSFETs with an interlayer (IL) thickness of 10 Å were studied in this paper as an element of high-performance 28-nm complementary MOS technology.
Devices were fabricated using a self-aligned transistor which progressed via the gate-last process. First, high quality thermal oxides with thicknesses of 10 Å were grown on a (100) Si substrate as an IL oxide layer. After standard cleaning procedures, 20 Å of HfO 2 film was sequentially deposited by atomic layer deposition followed by deposition of a poly-Si dummy gate. Next, self-aligned ion implantation was performed and then activated for source/drain at 1025 C. After the removal of the dummy gate, 10 nm of TiN film was deposited by radio frequency physical vapor deposition. In this study, gate lengths (L) of 500 nm, 80 nm, and 35 nm were selected for the long and short channel devices investigation. The HCD condition for long channel devices was stress at V G 1/2V D with fixed V D ¼ 2.7 V, where maximum body current (I B,max ) occurred. For short channel devices, the stress conditions of L ¼ 35 nm were V G ¼ V D ¼ 1.8 V, while for 80 nm they were at a varying V G with fixed V D ¼ 2.2 V. The stress was briefly interrupted to measure the forward (F mode) linear drain current-gate voltage (I D -V G ), reverse (R mode, source/drain interchanged) linear I D -V G , F mode saturation I D -V G , and R mode saturation I D -V G to monitor transconductance (Gm) and V TH shift which was extracted at constant I D ¼ 1 lA. All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer and a Cascade M150 probe station. power law with a time exponent 0.2 for short channel devices (L ¼ 35 nm), indicating that the degradation was dominated by charge trapping rather than interface state generation. 30, 35 In contrast, the power law with a time exponent 0.42 of long channel devices (L ¼ 0.5 lm) indicates that the degradation was dominated by interface state generation rather than charge trapping. 25, 29 Figures 2(a) and 2(b) show the F mode I D -V G and the R mode I D -V G curves measured at the saturation region during HCD, respectively. It can observably find that they have similar V TH shifts due to the electron trapping occurs above part of the channel and the energy band rises to form a barrier height at the channel, as shown in the inset of Figs. 2(a) and 2(b), which a phenomenon completely different from the long channel device. Moreover, it is also worthy to investigate how the electron could be trapped above part of the channel and extend to the drain side in the high-k layer after HCD. According to a previous study, 22 for short channel devices, the I.I. occurs not only at the drain side but also along the entire channel; thus, the electron trapping may be attributed to AHE injection by I.I. Furthermore, Fig. 2(d) shows I B -V G curves of long and short channel devices when V D was fixed at certain stress voltages. It can be seen that the I B (I.I. current) of the long channel device shows an I B peak, which indicates that the largest I.I. rate occurs there. However, for the short channel device, I B increases while V G increases, so no I B peak occurs. This phenomenon may suggest that electron trapping comes from AHE generation by I.I., especially since the stress V D in the nanoscale channel could deplete most of channel region and lead to a strong electric field almost entirely distributed along the channel, as shown in Fig. 2(c) .
To further confirm whether or not electron trapping was dominated by AHE injection, another L ¼ 80 nm short channel device with an I B peak was selected for investigation. First, it is necessary to determine what kinds of electron injection were most likely to contribute to the HCD. Figure 3(a) indicates the three most likely electron injection mechanisms making up HCD, which are CHE injection, AHE injection, and cold carrier injection. 26 CHE injection does not require as high an energy as I.I., but just sufficient to cause channel electron to become hot and inject to the high-k layer. AHE injection, in contrast, depends on I B and should result in the severest V TH degradation during I B maximum HCD. Cold carrier injection occurs due to the electron trapping in pre-existing high-k bulk traps from the inversion layer of the channel by either FowlerNordheim or direct tunneling. degradation more severe than either 1.8 V or even 2.0 V. However, Fig. 3(c) shows the V TH shift induced by HCD and PBS for various V G . For HCD, the cold carriers associated with PBS have a simultaneous effect on the channel region due to pre-existing traps; 27, 28 thus, the cold carrier injection should be eliminated by PBS for better clarification. After removing V TH shift due to cold carrier injection, surprisingly the V TH shift of V G ¼ 2.0 V was still more severe than V G ¼ 1.6 V, even though maximum I.I. occurs at V G ¼ 1.6 V, a trend contrary to AHE dominated degradation. Based on these V TH shift experimental results, therefore, the hot electron trapping mechanism of HCD from impact ionization is injected into the high-k bulk defects should be modified. Obviously, the CHE also plays an important role in HCD with nanoscale channel devices. However, how the CHE could be trapped into high-k layer is also worth to know.
For the nanoscale channel devices, we think that the EES-induced CHE injection mechanism makes the significant contribution of hot electron trapping from the channel to the drain side at the high vertical field stress condition of V G ¼ V D . Fig. 4(a) shows the interaction of EES-induced CHE; when two electrons collide, they scatter, with one becoming more energetic while the other becomes weaker. In general, many groups demonstrate that low energetic electrons can gain sufficient energy from EES to rupture Si-H bonds, leading to interface state generation at HCD, as shown in Fig. 4(b) . 31, 32 However, in high-k dielectric devices, we propose that the channel hot electrons become more energetic after EES interaction and not only rupture Si-H bonds but also overcome the barrier height of SiO 2 to trap in the high-k layer, shown in Fig. 4(c) . Moreover, at larger V G , a more significant V TH shift after HCD exists, which is due to the higher carrier concentration inducing more EES, 31, 33 in turn leading to more EES-induced CHE trapping in the high-k layer at larger stress V G conditions.
To further confirm our assumption, Fig. 5 shows the correlation of the degradation of F and R modes I D,sat with V TH shift measured at the saturation region during HCD with various stress V G . The low stress V G condition shows the largest difference between the F and R modes, corresponding to the lack of uniform degradations along the channel length. 32 All the F modes exhibit lower degradation of V TH at the same I D,sat degradation level. This is because interface state generation is always concentrated near at the drain side; therefore, the measured V D in F mode will deplete a portion of interface states in the channel, resulting in a lower degradation of V TH . In the same way, the high stress V G condition shows no significant difference between the F and R modes after HCD, meaning that it produces uniform degradations along the channel length. This is because the driving force is shift from energydriven (electric field) to current-driven (carrier concentration) 34 HC damage. Besides, carrier concentration is a key factor to enhance EES rate in HCD for short channel devices. Thus, HC damage is not more only distributed at the drain side but also entire channel region, especially under high stress V G . Therefore, EES-induced CHE injection is also simultaneously uniformly distributed at the high-k layer. This corresponds to our previous results shown in Figs. 2(a) and 2(b). Based on this observation, EES-induced CHE injection should not be ignored for HCD, especially in nanoscale devices.
This work investigates the EES-induced CHE injection in nanoscale n-MOSFETs with high-k/metal gate stacks. For short channel devices, although interface state generation also influences the HCD, hot electron trapping in the high-k bulk defects from the channel to the drain side dominate the HCD. Moreover, our detailed study shows that EES-induced CHE injection has a significant contribution to hot electron trapping at the high vertical field stress condition of V G ¼ V D .
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